

# Introduction to Verilog and ModelSim

***This page is intended for the participants of 'Introduction to Verilog and ModelSim' training course (July 19-21, 2016).***

***Updated 20160718: The course has been postponed to August 1-3, 2016.***

Many electronic system design work involves Hardware Description Language (HDL) coding. Verilog HDL is one of the easiest HDL to learn and is the preferred language especially for entry-level engineers. This is because of its simplicity (e.g. as opposed to VHDL which is strongly typed) and its C-like syntax (which most engineering students would be familiar with). ModelSim is an industry-standard HDL simulation environment by Mentor Graphics® that is used (among others) for Integrated Circuit (IC) design, FPGA-based digital designs, or simply for logic verification.

## Course Objectives

This course is designed to provide introductory-level practical knowledge on using Verilog and ModelSim for simple digital logic/system design.

## Learning Outcomes

Upon completion of this course, the participants should be able to:

1. Understand the basic requirements in implementing digital design using HDL
2. Create and implement a simple digital logic design using Verilog
3. Test and verify a simple digital logic design using ModelSim

## Who Will Benefit From This Course

This course is designed for engineers, researchers, system designers, technical specialists, graduate students and individuals who are interested in developing fundamental skills on digital systems development, especially on FPGA platform.

*Related keywords: HDL, Verilog, ModelSim, Digital Logic/Systems Design.*

## Course Content

Sessions	Details	Materials	Notes
<b>Session 1</b>	<ul style="list-style-type: none"> <li>• Introduction to Verilog <ul style="list-style-type: none"> <li>◦ Overall view on CAD-based design flow</li> </ul> </li> <li>• Introduction to HDLs <ul style="list-style-type: none"> <li>◦ Introduction to Digital Simulation Tool</li> </ul> </li> <li>• Implementing simple logic design using Verilog <ul style="list-style-type: none"> <li>◦ Implementing simple testbench using Verilog</li> </ul> </li> </ul>	<a href="#">Slide 1</a> <a href="#">Slide 2</a>	Mainly a theoretical session
<b>Session 2</b>	<ul style="list-style-type: none"> <li>• Using ModelSim <ul style="list-style-type: none"> <li>◦ Creating a new project on ModelSim</li> </ul> </li> <li>• Add/create Verilog files to the project <ul style="list-style-type: none"> <li>◦ Run simulation using ModelSim</li> </ul> </li> <li>• Analyze waveform based on simulation results</li> </ul>	<a href="#">Slide 3</a>	Step-by-step software session
<b>Session 3 &amp; 4</b>	<ul style="list-style-type: none"> <li>• Combinational Logic <ul style="list-style-type: none"> <li>◦ Moving towards designing an ALU</li> </ul> </li> </ul>	<a href="#">Slide 4</a>	A more practical session (2 slots)
<b>Session 5 &amp; 6</b>	<ul style="list-style-type: none"> <li>• Sequential Logic <ul style="list-style-type: none"> <li>◦ Moving towards designing a register block (This is optional and depends on participants' progress)</li> </ul> </li> <li>• State Machines and Control Logic <ul style="list-style-type: none"> <li>◦ Moving towards designing control block</li> </ul> </li> </ul>	<a href="#">Slide 5</a> <a href="#">Slide 6</a> (Optional)	A more practical session (2 slots)

From:

<http://azman.unimap.edu.my/dokuwiki/> - Azman @UniMAP

Permanent link:

<http://azman.unimap.edu.my/dokuwiki/doku.php?id=training:verilog>Last update: **2020/08/29 11:04**