

NMK20603

Computer Architecture

Verilog Basics

☺ Note:

- ▶ mainly, Verilog95!
- ▶ some 2K1 (will state)


Describe:

A logic block

3 Input 1 Output

Schematic!

mylogic



Basic Construct: Module!

```
module mylogic ();  
endmodule
```

Parenthesis holds
port list (csv)

**Describe:
Ports!**

```
module mylogic (a,b,c,y);  
endmodule
```

Ports can be:

- ▶ input
- ▶ output
- ▶ inout

Use input &
output ONLY!

**Describe:
Port Types!**

```
module mylogic (a,b,c,y);  
input a,b,c;  
output y;  
endmodule
```

**Describe:
Logic Elements!**

Data types

- ▶ net (keyword:wire)
- ▶ variable (keyword: reg)

Keywords

- ▶ assign (wire)
- ▶ always/initial (reg)

RULE:

comb. logic

use assign/wire only!

always/reg
only for seq. logic
(and tb)

RULE:

allowed operators

AND, OR, INV

```
module mylogic (a,b,c,y);
input a,b,c;
output y;
wire y;
assign y = (a & b) | c;
endmodule
```

RULE:

2-input logic

gates ONLY

Need temporary
signal \Rightarrow wire!

```
module mylogic (a,b,c,y);  
input a,b,c;  
output y;  
wire y, t;  
assign t = a & b;  
assign y = t | c;  
endmodule
```

RULE:

All signals @wire
must be declared!

Done...

⇒ save file!

RULE:

1 file 1 module

RULE:


file name ===

module name (.v)

How to test?

Imagine:
Breadboard Testing
logic gate (IC)

test?



...

⇒ generate stimuli

⇒ monitor response

RULE:

All module **MUST**
have a testbench

A testbench (tb)
is also a module!


RULE:

Tb name ===

module name + _tb

Schematic!

logic1_tb



Describe:
Testbench

```
module mylogic_tb ();  
endmodule
```

Tb needs

NO PORT!

Design Hierarchy: Instantiate a module

```
module mylogic_tb ();
mylogic dut (P,Q,R,Z);
endmodule
```

RULE:

Port connection(s)

by ordered list ONLY!

- dut === design
under test

Specify

Tb nets

@ 'variables'

```
module mylogic_tb ();
reg P,Q,R; // dut inputs
wire Z; // dut output
mylogic dut (P,Q,R,Z);
endmodule
```

**Describe:
Stimuli 'Generator'**

Keyword

- ▶ initial

- ⇒ like always, but once

- block: begin & end

```
module mylogic_tb ();
    reg P, Q, R;
    wire Z;
    initial
        begin
    end
    mylogic dut (P, Q, R, Z);
endmodule
```

Input Sequence Generator?

Needs:

- ▶ loop counter

Keyword

- integer (not int!)

```
module mylogic_tb ();
    reg P,Q,R;
    wire Z;
    integer loop;
    initial
    begin
        for (loop=0;loop<8;loop=loop+1)
        begin
            end
        end
        end
    mylogic dut (P,Q,R,Z);
endmodule
```

Connect input

3x1-bit as 3-bit?

Syntax

- ▶ {} pair
- ⇒ concatenation op

```
module mylogic_tb ();
reg P,Q,R;
wire Z;
integer loop;
initial
begin
    for (loop=0;loop<8;loop=loop+1)
begin
    {P,Q,R} = loop;
    #10; // delay to 'see' change! TU!
end
end
mylogic dut (P,Q,R,Z);
endmodule
```

delay (#) is in
variable TU (time-unit)

Done...

⇒ save file!

Homework:
Verilog code
for given logic

	A	B	C	Y	
	0	0	0	1	
	0	0	1	1	
	0	1	0	0	
	0	1	1	0	
	1	0	0	0	
	1	0	1	0	
	1	1	0	1	
	1	1	1	0	