

NMK20603

Computer Architecture

Codes so far:

✓ alu_4b

Homework?

⇒ zbuff (> 1b)

⇒ decode38

⇒ cmp_2b

Digital systems:

- ▶ combinational

 - ⇒ logic gates (and/or/inv)

- ▶ sequential

 - = latch/flip-flop

Let's go
sequential

Describing Sequential Logic

Latches &

Flip-flop

Difference?

Trigger:

Level vs Edge!

Keyword

▶ always

⇒ like initial

```
always
begin
// code goes here
// data type: reg
// 'always' triggered
end
```

Syntax

▶ @()


⇒ sensitivity list

⇒ v95: or separated

⇒ v2k1: comma separated

```
always @(A or B)
begin
// triggered when
// A/B changes
end
```

D Flip-flop



Describe:

dff


```
module dff (iclk, idat, odat);  
input iclk, idat;  
output odat;  
reg odat;  
always @(iclk) begin  
    if (iclk==1'b1) begin  
        odat = idat;  
    end  
end  
endmodule
```

Syntax

▶ reg assignment

⇒ = VS <=

⇒ sequence vs concurrent

```
always @(idat) begin
    tdat = idat
    odat = tdat;
    // odat always same as tdat
end
```

```
always @(idat) begin
    tdat <= idat
    odat <= tdat;
    // odat may differ from tdat
end
```

Testbench?

⇒ no 'template'

Clock

'generator'

```
// use in tb
// 10TU clock period
parameter CLKP = 10;
reg dclk; // clock net
always begin
    #(CLKP/2) dclk = ~dclk;
end
```

User task

@custom sequence!

Keyword

▶ task/endtask

⇒ for tb only

```
// assume @+ve edge dff
// assume driver net is ddat
// should call this @-ve edge
reg ddat;
task dff_wr ;
    input integer dbit;
    begin
        ddat = dbit;
        $display("-- [%g] WR-dff: '%b' ", $time, ddat);
        #(CLKP/2); // setup time
        // should latch here
        #(CLKP/2); // hold time
        // 1-cycle
    end
endtask
```

DFF output

'monitor'

```
// detect dff output
// can also use mdat!
always @(dut.odat) begin
    $write("[%05g] dffQ=%b\n", $time, dut.odat);
end
```

Notice:

▶ dut.odat?

Describe:

dff_tb

```
module dff_tb ();
// clock generator
// task to write to dff
// dff output monitor
wire mdat;
// reset condition
initial begin
    dclk = 1'b1; //at tu=0, dclk is 1
    ddat = 1'b0;
    #(CLKP/2); // wait for -ve edge
    dff_wr(1);
    #CLKP;
    // verify here?
    #CLKP;
    dff_wr(0);
    #(CLKP*5);
    $stop;
end
dff dut (dclk,ddat,mdat);
endmodule
```

Register?

▶ dff with purpose!

⇒ wr/rd on request

Ports:

✓ iclk, idat, odat


✓ wenb, renb (write/read enable)

Syntax

▶ posedge

⇒ sensitivity list

```
always @(posedge dclk)
begin
// triggered when
// dclk transition 0->1
end
```



Describe:

dreg

⇒ BITS=4

```
module dreg (iclk,wenb,renb,idat,odat);
parameter BITS=4;
input iclk,wenb,renb;
input[BITS-1:0] idat;
output[BITS-1:0] odat;
wire[BITS-1:0] odat
output[BITS-1:0] tdat;
always @(posedge iclk) begin
    if (wenb==1'b1) begin
        odat = idat;
    end
end
defparam oenb.BITS = BITS;
zbuff oenb (renb,tdat,odat);
endmodule
```

Practice:

⇒ task>dreg_write

Practice:

⇒ task>dreg_read

Practice:

⇒ 'monitor' code for dreg?

Practice:

dreg_tb

Register block?

- ▶ 4x4b register

- ▶ with bus to move!

⇒ what else do we need?

Homework:
⇒ regblock4